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A COMPUTER GRAPHICS APPROACH
TO NON-LINEAR CIRCUIT DESIGN
This Investigation is concerned with computer and programming re-
quirements for on-line network design. A class of problem involving
non-linear diode resistance networks was chosen. Such networks provide
a useful form of general purpose function generator, here applied to
the specific task of symbol generation. A procedure was implemented
whereby the user "draws" the required symbol to be generated on a
cathode ray tube display, and output is obtained in the form of a
labeled circuit diagram of the synthesized network. The validity of
the computer- graphic design program was demonstrated by construction
and testing of a particular symbol generator.
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t(i£) Fractional time defined as time i divided by total
time n
RTOTAL(i) Total function generator resistance connected in the
circuit at time i
R(i) Shunt resistor to be switched into the function gener-
ator circuit at time i
X(i) Horizontal position coordinate at time i
Y(i) Vertical position coordinate at time i
R(il) Branch i bias potentiometer resistance setting for
potentiometer connected to ground
R(i2) Branch i bias potentiometer resistance setting for
potentiometer connected to bias supply
AF Small interval about some function F evaluated at an
arbitrary point
Ro Current sampling resistance used with function generators
k Scale factor defined as the maximum coordinate input di-
vided by maximum current in milliamperes of the display
for which the symbol is being designed
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INTRODUCTION TO THE GENERAL DESIGN PROBLEM
1. OBJECTIVES OF THE APPROACH TO COMPUTER DESIGN
It Is the aim of this work to study the modern technique of engi-
neering design by digital computer using graphical methods of data
display. Details of the methods required for both input and output
data display will be investigated. For many problems graphical displays
are the most direct communication link between man and machine. In
order to illustrate these techniques, a problem in nonlinear linear
network synthesis was chosen. This problem involves the synthesis of
the circuitry to produce the waveforms to generate a symbol. Because
of the nonlinear nature of the waveforms, the synthesis involves an
iterative numerical solution. A system of graphical input and output
data display was devised for this design problem. It is hoped that this
study will yield insight into a general approach to design using these
methods.
2. BASIC FUNCTIONS OF THE COMPUTER AIDED DESIGN SYSTEM
In many cases the choice of the specific method used in a particu-
lar facet of the example design problem was dictated by the practical
limitations of the computer and its peripheral equipment. Regardless of
these limitations, the system operates satisfactorily and serves well to
demonstrate the salient features of this approach to design. As a par-
ticular example, the computer design of the letter "L" will be studied.
The first phase of the design procedure is to input the data into the
computer. The primary input source is the track-ball which may be posi-
tioned in X and Y coordinates. The track-ball analogue position is
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converted to nine bit ones complement digital position coordinates. The
data are entered by drawing a piecewise linear sketch of the letter "L"
on the display using the track-ball. The sequence of strokes used to
sketch the letter will be the same sequence of strokes produced by the
designed circuit in displaying the letter. The track-ball data are con-
verted to a twenty- two bit format as it is entered into the data tables
as illustrated in figure 1. The secondary source of data would be data
produced as above and prestored on magnetic tape. The next step in the
design is to select the compute operation. There are two arguments
which may be altered to suit the specific design requirements* The
first is the voltage in millivolts which is used in the sweep supply
for the designed symbol generator circuit. The second is the ratio of
input data units, describing symbol size, to the corresponding output of
the designed circuit in milliamperes. Saying this another way, the ver-
tical leg of the letter "L" has a length in input units. The designed
circuit must produce a specified number of milliamperes to produce the
desired height. The relationship of these two arguments in the design
procedure is more fully covered in Chapter III. After selecting the
compute operation the computer does the proper calculations and auto-
matically compiles the output display file. In the case of the letter
"L", there are two piecewise linear regions. The circuitry therefore
consists of two series resistance diode legs connected in parallel in
both the "X" and "Y" circuits. Only the "X" or "Y" circuit is displayed
at one time. Figure 1 shows the format of the "Y" display. It is noted
that the resistances shown in each leg act both as voltage dividers to
produce the proper bias voltage for the diode and as circuit resistance
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FIGURE 1
FUNCTIONAL BLOCK DIAGRAM OF SEQUENCE OF
COMPUTER DESIGN OPERATIONS
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the "X" and "Y" circuit output waveforms form the letter ML". The








ILLUSTRATION OF HOW CIRCUIT WAVEFORMS
PRODUCE THE LETTER "L"
IE
CHAPTER II
COMPUTER DESIGN APPLIED TO THE DESIGN OF SYMBOL GENERATORS
1. FUNCTION GENERATORS AND THEIR DESIGN BY
ALGORITHMIC PROCEDURES
As indicated in Chapter I, the design problem is solved using an
algorithm which results in an iterative computational process. The
specific design being considered is that of symbol generators. The sym-
bol generators to be considered are function generators which consist of
resistances and biased diodes. The method by which these function gen-
erators may be used to obtain piecewise linear approximations to symbols
will now be described. Figure 3 illustrates the generation of a piece-
wise linear monotonic function using a parallel bank of resistors which
are switched into the circuit by means of single-pole, single- throw
switches which are closed sequentially with time. Note that the circuit
of figure 3 produces a mono tonically increasing current output function.
Figure 4 illustrates the generation of a monotonically decreasing func-
tion. It is possible by the summation of a monotone increasing and a
monotone decreasing function to produce a function which is no longer
monotone. As a practical aspect, the single-pole, single- throw switches
may be replaced by diodes biased at different levels of voltage so that
they switch at various times after the input sweep is commenced. Since
the input is linear with time this corresponds to the diodes switching
at various input voltages. The current outputs are added in a summing
network. At any instant of time the value of the output current slope
from the function generator is the product of the voltage slope divided
















A CIRCUIT DIAGRAM OF A FUNCTION GENERATOR














CIRCUIT DIAGRAM OF A FUNCTION GENERATOR
WHICH PRODUCES A MONOTONICALLY DECREASING
FUNCTION OF TIME
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This gives a positive increase of current with time for the case of fig-
ure 4. Since the outputs of two function generators are summed together,
the resulting current slope is an algebraic addition of the two current
slopes. Now for any case, the total network resistance is defined as
the voltage slope dv divided by the current slope dl which may be alge-
dt dt
braically positive or negative.




In order to determine the resistance required to be added to a func-
tion generator to produce a new specified slope (new total network re-
sistance), it is necessary to take the present total network resistance
and compute the resistance to be added in parallel to produce the new
desired network resistance. If the resistance turns out to be negative,
this means the resistance is to be paralleled with the resistors in the
monotone-decreasing function generator. This is shown symbolically as
follows:
RT0TAL(2) = RTOTAL(l) R(2)
RTOTAL(l) + R(2)
where RT0TAL(2) is the parallel resistance of RTOTAL(l) and R(2)
Hence R(2) = RTOTAL(l) RT0TAL(2)
RT0TAL(1)-RT0TAL(2)
This may be written in the form of an algorithm:
R(i+1) RTOTAL(i) RTOTAL(i+l) (2)
RTOTAL( i ) -RTOTAL( i+1)
with R(l) s RTOTAL(l)
19
2. DESIGN OF SYMBOL GENERATORS USING FUNCTION GENERATORS
Symbols may be displayed on a cathode ray oscilloscope by applying
the correct wave forms to the two pairs of orthogonal plates. These
wave forms must be designed so that they move the tube electron beam at
a constant rate, as it sweeps out the character, so that a constant in-
tensity figure is painted on the tube face. This is ensured by arrang-
ing that the wave form on each of the two orthogonal plate pairs satis-
fies the restriction that it change its amplitude at a constant rate.
Also, since the wave forms must be in time phase, switching must occur
simultaneously in both the function generators at each change in slope
of the symbol being generated. This means that the individual plate
wave forms may be designed separately against a dummy time variable.
The latter is derived from the fraction of the total distance traveled
between the discontinuous slope changes of the symbol generated. This
distance is obtained from the input data which is in the form of two co-
ordinates defined for each discontinuity in the symbol to be generated.
Let these coordinates be defined X and Y. Considering X only, the
change in t in time units (distance), between adjacent coordinates de-
noted X(i) and X(i+1) respectively, is calculated. Each of these indi-
vidual time intervals is summed up to the i+lth coordinate to give t(i+l).
If there are n coordinate points, the last time is t(n+l). The fractional
time is given by equation three.
t(if) m t(t) (3)
t(n+l)
where t(l) =
Now to compute resistance RTOTAL(i), it is necessary to know what the
current slope is during the i-lth interval. The X coordinates are pro-
portional to the current required from the X function generator as
20
defined by equation four.
I(i) = (X(i)) (4)
k
where k is the scale factor in units of input
X per milliampere of current.
Thus it is seen the current slope is given by equation five.
1 (5)
Current rate milliamperes/sec. k (X(i+1)-X(i))
t(i+l)-t(i)
Now t(nf), derived from equation three for the index n, is 1 and letting
Vmax be the maximum input voltage, the input voltage rate in millivolts/
second is Vmax. By substituting these values in equation 1, one obtains
the expression given in equation 6.
RTOTAL(i+l) - KVmax(t(i+l)-T(i)) (6)
(X(i+1)-X(i))
The index i in equation six goes from 1 to n. In the special case
where i is unity, the value of t(l) is zero. In the case where the re-
sistance diode network is biased by some series bias voltage which op-
poses the input sweep voltage, the effective branch resistance is higher
than that given in equation 6. A correction factor may be added to Vmax
to account for this. Since the bias voltage E(i) « Vmaxt(i)
, the correct
t(n+l)
RTOTAL is computed using equation 6a.
RTOTAL(i+l) k(t(i+l)-t(i)) Vmax (l- t(i)) (6a)
(X(i+1)-X(i) t(n+l)
Equation 6a simplifies to equation 6 in the case that the bias voltage
is zero. This completes the algorithm. The order of computation is
equation 6a then equation 2. The scale factor used on the input data is
defined in equation 4. It is the ratio of the maximum input X to the
maximum current output from the function generator. The latter value is
21
arrived at from power dissipation considerations while the former is
determined by the input device.
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CHAPTER III
THE PRACTICAL IMPLEMENTATION OF THE
SYMBOL GENERATOR DESIGN ALGORITHMS
1. SYMBOL GENERATOR DESIGN
As mentioned in paragraph 1 of Chapter II, the switching devices
used in the function generators are biased diodes. Figure 5 indicates
the practical method of obtaining the required resistance diode network.
The equivalent circuit of this network is illustrated in figure 6. Ini-
tially it is assumed that the diode D(i) and the power supply Vmax,
shown in figure 5, are both ideal in nature. This being the case, the
Voltage E at point E of figure 6 is given by equation 7 while the re-
sistance R(i), looking into the same point, is given by equation 8.
E(i) R(il) Vmax (7)
R(il)+R(|.2)
R(i) * R(il) R(i2) (8)
R(il)+R(i2)
Solving these equations for Ril and R12 the relationships given in equa-
tions 9 and 10 are obtained:
R(il) Vmax R(i) • (9)
Vraax-E(i)
R(i2) » Vmax R(i) (10)
E(i)
In actual fact the diode D(i) of figure 5 has some resistance even when
forward biased by several milliamperes. Figure 7 shows the value of
forward current plotted against bias voltage for a typical silicon diode,
The effect of this resistance will be discussed later. Additionally,
the resistor Ro of figure 5 affects the bias of diode D(i). The total
parallel resistance of all R(i), as illustrated in figure 6, was con-
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EQUIVALENT CIRCUIT OF A TYPICAL SECTION
OF A FUNCTION GENERATOR THAT PRODUCES A
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A CHARACTERISTIC CURVE FOR A
TYPICAL SILICON DIODE
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generators. The value of Ro could add appreciable error to the bias
level when the circuit resistance Is low. A related error Is found In
the Internal Impedance of the supply Vmax. These latter errors must be
compensated for by subtracting a compensating resistance value from the
computed R(i2) to give the corrected potentiometer setting. It is noted
that the battery Internal impedance would be shunted by the remaining
series values of R(il) and R(i2). If the internal impedance of the bias
supply is large, these resistors will have an appreciable effect. How-
ever if the internal impedance of the bias supply, plus Ro of figure 5,
is less than twenty ohms, the correction factor will be very nearly 20
ohms. Returning to the question of the diode forward impedance, it is
seen from figure 6 that this must be subtracted from the computed R(i)
to give correct results. However, the bias voltage is a function of
time. To remove this time dependence, it is necessary that the value of
Vmax be large so that the diode resistance is negligibly small after the
diode is switched. Values of 20 volts or more were found to give excel-
lent results.
It is seen from figure 8 that the load resistor R must be large
enough so that as VTOTAL changes, the loadline moves over a linear por-
tion of the diode characteristic and produces a current which is line-
arly related to the current which would flow if the resistance were
there alone. However, the resistor must be small enough to ensure fast
switching time, as the rate of change of bias current is proportional
to the rate of change of VTOTAL and inversely proportional to the load
resistor R. This is the chief reason for constraining R to be between








VOLTAGE CURRENT RELATIONSHIPS FOR A SERIES
RESISTOR DIODE NETWORK COMPARED WITH
THOSE FOR A RESISTOR ONLY
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2. SYMBOL GENERATOR SENSITIVITY
It is of importance that the symbol generators not only perform
their specified task in the best possible manner, but that they do so
with good reliability. The reliability aspect mainly refers to the
change in component parameters with time. The voltages fed to the sym-
bol generators may be electronically regulated. The components them-
selves are sufficiently simple that they should exhibit a low failure
rate. However, there are factors which would cause circuit resistance
values to change with age. The following analysis will determine the
seriousness of this problem.




where RTOTAL at any time is made up of a number of parallel
resistors R. That is:
- 1 1 + •
RTOTAL Rl R2 R(i)
Hence dl = dv( 1_ + l_ +. . . 1 )
dt dt(Rl R2 R(i))
Now d_ (dl) -dVl_
3 tjdt) dt R(i) 2
——i«_
dR (i)
-dV 1_ -dl RTOTAL
dt R(i) Z dt R(1 )2
From the last two expressions equation 11 is obtained:
-A dl (11)
dt = -RTOTAL (AR(1))
dl R(i) (R(i))
dt




- 1 d RTOTAL = - 1
(RTOTAL) 2 £ R(i ) R(i) 2
A RTOTAL _ RTOTAL Ar(1) (12)
RTOTAL R(i) R(i)
Thus it is seen from equations 11 and 12 that the value of RTOTAL, which
determines the output current, and dl have sensitivities proportional to
dt
the sensitivity of R(i) by the proportionality constant RTOTAL . This
R(i)
proportionality constant is less than unity since R(i) is one of the
parallel resistances comprising RTOTAL. Hence the circuit will exhibit
good circuit stability. Furthermore, by setting these resistance values
on potentiometers using a bridge, the symbol distortion due to inaccurate
values of R(i) will be less than the error of the bridge which can be
very small.
3. SOFTWARE STRUCTURE
The following paragraphs describe the computer software used in the
particular design problem of Chapter II. Figure 9 shows the software
used in the complete computer designs system.
The primary data source is the track-ball which is used in conjunc-
tion with the data input routine. The latter converts track-ball data
to the fixed computer-word format and enters it in the data tables.
Once the data are entered in the data table the data display subroutine
feeds the information to the data display file which is displayed by the
data display subroutine. Control is generally left in the track-ball
driver routine which refers all action requests to the console control
routine. The secondary source of data is magnetic tape which is operated
as a service routine to fill the data table and display file. Comments
may be added to or removed from the data display file. These operations
30
FIGURE 9
SOFTWARE USED IN THE COMPUTER DESIGN
OF SYMBOL GENERATORS
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bypass the data display table and so have no effect on the design proc-
ess. The subroutine which enters data into the data tables is also used
to erase the data table and display file. This operation may be carried
out at any time in the design process.
4. DETAILED OPERATION OF SUBROUTINES
Most of the subroutines need little explanation as their sequence
of operation is flow charted in figures 10 to 23 inclusive. The sub-
routine comput and its associated subroutine disply are shown in figures
18 and 19. These subroutines do the arithmetic computations of the algo-
rithmic equations 2, 6a, 7, and 8. The calculations are done in twenty-
two bit fixed-point format. The fixed point arithmetic was accomplished
by using a floating scale factor ensuring the numbers were manipulated
to stay within the computer's maximum precision size. Calculations were
performed so as to leave scaling down until the last in order to avoid
round-off errors. Considering the square-root operation of block E of
figure 18, it is noted that this calculation is I completely fixed point.
The square-root subroutine computes the value of the square-root to the
nearest digit. The computer computational accuracy compares favorably
with the input accuracy which is point two percent. Appendix III gives
details on methods used to maintain computational accuracy. The computed
resistance values in the computer program of Appendix II were constrained
to lie between 64 and 8192>ohms. These numbers cover the range of 100
to 10,000 ohms in octal. The reason for the restricted range is seen by
considering figure 8, in which it is seen that R, which corresponds to a
R(i) of equation 1, acts as the load resistance for a diode. Load re-
sistors much larger than the upper value of 8192 ohms cause the diode to
switch too slowly, while the lower value is used because of power
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dissipation considerations. The next subroutine to be considered is
disply which is the display driving subroutine. The flow chart for dis-
ply is illustrated in figure 19. This subroutine assembles a display
file. Display outlines are stored in memory and transferred to the
display file. These outlines have internal positions where information
is stored before it is transferred. This information consists of arith-
metic computations, identification labels and display position coordin-
ates. In the case of the computational results, these are taken from
the output computation table by the octal-decimal conversion subroutine
and inserted directly into the display outline. Data are inserted in
the outline in positions which are designated by arguments added to the
end of the display outline code. The iterative display process is con-
tinued until all table values have been converted and transferred to the
display file.
5. INSTRUCTIONS FOR THE OPERATION OF THE
COMPUTER DESIGN PROGRAM
The following instructions refer to the operation of a control data
corporation model 160 computer with an associated DD65 display system.
Figure 26 shows the arrangement of the control keyboard which is called
keyboard II. The program is run from cell 100. After activating the
track-ball, the track-ball is positioned for the start position of the
symbol. The coordinates are entered from the draw button. The track-
ball is then moved to the next position and the draw button is again
pressed. The coordinates of the new position are entered in the data
table and a line appears between the new and the old coordinates. A
symbol is drawn in this fashion with its break points recorded in the
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data table. If, during this process, a line is drawn which is to be
blanked out in the display symbol, the blank button is pressed immedi-
ately after drawing the line. Comments may be added or removed at any
time by first pressing appropriate button. Typing a carriage return
allows normal operations to continue. It is good practice to store the
sketched symbol on magnetic tape, since it contains all the information
needed for its design. This is done by the write-on magnetic tape but-
ton. The block number must be typed in before this action occurs. De-
sign is accomplished by pressing the compute button. After about a
second, the circuit diagram for the X plate function generator will
appear. Pressing the compute button again will produce the circuit dia-
gram for the Y plate function generator. The circuit diagrams are alter-
nately switched from X and Y by sequentially pressing the compute button,
The type of circuit, X or Y, is labeled above the display circuit.
6. COMPUTER DESIGN OF THE LETTER "P"
As an example of the application of computer design, the letter "P"
was designed using the Fortran program of Appendix I. The following
sentences describe in detail the procedure used to accomplish the design,
Firstly, the letter was drawn to scale on paper. The scale was such
that the maximum letter size was three hundred units* This was chosen
to closely correspond to the size of character which might be drawn on
the DD65 display mentioned in section 5 of this chapter. The designed
character was to be displayed on a cathode ray oscilloscope on a scale
of 0.1 volts per centimeter. The letter size was chosen to be slightly
larger than one centimeter. It was decided to sample the current with a
ten ohm resistor. From these decisions, the value of k, as defined by
34
equation 4, Is thirty. The value twenty- five was chosen and corresponds
to the value of Isens in the Fortran program of Appendix I. The value
of Vmax was chosen as twenty volts. This corresponds to a value of two
thousand millivolts for IVmax in the Fortran program of Appendix I. The
correction for seventy-five ohm power supply internal impedance and ten
ohm sampling resistor was taken to be sixty ohms. This correction was
discussed in section 1 of Chapter III. With this data, the program was
executed and the results obtained are included in Appendix I.
7. CIRCUIT REALIZATION AND DISPLAY OF THE LETTER "P"
Figures 24 and 25 show the circuitry for the function generators
required to produce the wave forms necessary for the display of the let-
ter "P". The circuit diagrams corresponding to these which were produced
by the DD65 display are shown in figures 27 to 29. The resistance values
chosen were those from the Fortran program of Appendix I. A photograph
of the symbol generator and ancillary equipment is presented in figure
29. The various parts of the circuitry are labeled in the block diagram
of figure 30 and listed in Table I. Figures 31 to 35 show various wave
forms of the symbol generator circuit. It should be observed that the
sweep input of figure 31 was not of perfectly uniform intensity which
caused a slight bit of intensity variation in the character. This was
due to the necessity of intensity modulating the oscilloscope to remove
the distortions and the idle part of the sweep of figure 30. The imper-
fect intensity modulation is apparent from figures 31 and 32.
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TABLE I
TABLE OF EQUIPMENT USED WITH SYMBOL FUNCTION GENERATORS
TO PRODUCE SAMPLE CHARACTER "P"
QUANTITY EQUIPMENT MANUFACTURER REMARKS
1 Function Generator Wavetek, Model 112 Sawtooth
Function used
2 Power Amplifier Hewlett Packard, 0-20 Volts,
Model 46 7A 20db gain,
0-lMHz
1 Unit Pulse Generator General Radio,
Type 1217-B
1 Oscilloscope Hewlett Packard,
Model 2OB
2 Power Supply Hewlett Packard, 0-30 Volts,
Model 721A 0-225 milli-
amperes




DISCUSSION OF RESULTS AND CONCLUSIONS
1. DISCUSSION OF THE RESULTS
The results of the example design problem were partially discussed
in section 7 of Chapter III. It is seen from figure 35 that this design
procedure yields a very acceptable character. It is noted that the
character display time is two hundred microseconds. While this is com-
paratively slow, tests were made at twenty microseconds that were encour-
aging. These tests are not included since sufficient error existed in
the input sweep voltage wave form at a twenty microsecond sweep time to
invalidate the results.
2. CONCLUSIONS
The procedure developed for symbol design proved to be easy to fol-
low and gave a solution which was suitable for output to a plotter. More
flexibility could have been obtained at the expense of larger core stor-
age. The economy of core storage utilized is illustrated in Table II.
Programing effort would have been considerably reduced if a separately
stored library of service subroutines were available. In this regard,
it is felt that the output display also could have been presented more
easily if there were library stores of code to be used for display of
circuit components. Using this method
s
output display could be built up
with little programing effort using the canned circuit component code.
In addition to the above remarks, it is also felt that the existence of
a supervisory control subroutine, controlling arithmetic accuracy, also
would have reduced the programing load. Such a subroutine would not
necessarily have to use floating-paint techniques, but would look after
37
TABLE II
ALLOCATION OF CORE STORAGE FOR COMPUTER
PROGRAM OF APPENDIX II
SUBROUTINE CORE STORAGE SUBROUTINE CORE STORAGE
Console 100-116 Disply 2000-2240
Trkbal 117-153 r/wr 2450-2515
tb 155-172 Read/Write 2517-2551
drw 173-263 Blank 2555-2575
Line 1 257-507 Octdec 2600-2761
Print 516-710 S Root 2770-3073
Dis 750-1034 Main Outline 3100-3145
Enter 1050-1145 Pos Outline 3200-3257
Remove 1150-1224 Neg Outline 3300-3357











the maintenance of accuracy and ensure that large arithmetic errors, such
as overflow occurring in multiplication operations, did not occur. Fi-
nally, it is regretted that the software was not available to output the
solution in hard copy form. In spite of the above shortcomings of avail-
able computer service subroutines and peripheral equipment, the procedure



















CONSOLE SUBROUTINE PROVIDES CONSOLE CONTROL
40
tJUT TO
CcMSoU < ^^Hke^BOMID ZHiTI ) BD
MO
FIGURE 11
TB SUBROUTINE PROVIDES THE ORGANIZATION TO
DRIVE THE TRACK- BALL SUBROUTINE
41
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DRW SUBROUTINE CAUSES DATA TO BE ENTERED INTO
THE DATA TABLES AND ACTS AS A DRIVER FOR THE
INPUT DATA DISPLAY DRIVER WHICH
IS CALLED LINE 1.
43
GO TO TRKBAL

















































REMOVE SUBROUTINE REMOVES PREVIOUSLY ENTERED
INFORMATION FROM THE DISPLAY FILE
46









BLANK SUBROUTINE ADDS THE LETTER BK IN THE BLANK
FILE IF BLANKING IS REQUIRED FOR A PORTION

















«GO TO P*l KlT^>

































COMPUT SUBROUTINE IS THE MAIN PROGRAM WHICH
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DISPLY SUBROUTINE CONVERTS RESISTANCE AND
DIODE BIAS VALUES TO POTENTIOMETER SETTINGS
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OCTDEC SUBROUTINE CONVERTS 22 OCTAL NUMBERS
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READ/WRITE SUBROUTINE READS OR WRITES ONE
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PRINT SUBROUTINE TAKES A STRING OF VECTOR OR














I P iV/ ot 4L A m£"6 "8 y c
[4. <oaA^Agtiia-iteflafeF























SIT Etlfi *i.AG- IP
»»Asr \/KtTe/t
4 IfeltT






LINE 1 SUBROUTINE TAKES X AND Y COORDINATES
FROM A TABLE AND SETS UP CODE FOR SUBROUTINE
PRINT IN A FILE FOR DISPLAY OF A LINE OF
VECTORS BETWEEN THE COORDINATE PAINTS
55
FIGURE 24
X PLATE FUNCTION GENERATORS WITH COMPUTED










Y PLATE FUNCTION GENERATORS WITH COMPUTED




PHOTOGRAPH OF DD65 DISPLAY OF INFORMATION




PHOTOGRAPH OF THE COMPUTER DESIGNED CIRCUITRY





























































BLOCK DIAGRAM OF CIRCUITRY AND EQUIPMENT
USED TO DISPLAY THE LETTER "P"
62
FIGURE 31
FUNCTION GENERATOR NEGATIVE SWEEP SIGNAL.
HORIZONTAL SCALE 100 MICRO SECONDS PER CENTI-
METER. VERTICAL SCALE 10 VOLTS PER CENTIMETER
FIGURE 32




X FUNCTION GENERATOR OUTPUT SIGNAL
HORIZONTAL SCALE 100 MICRO SECONDS PER CM.
VERTICAL SCALE 100 MILLIVOLTS PER CM.
FIGURE 34
Y FUNCTION GENERATOR OUTPUT SIGNAL
HORIZONTAL SCALE IS 100 MICRO SECONDS PER CM.
VERTICAL SCALE 100 MILLIVOLTS PER CM.
FIGURE 35
CHARACTER "P" GENERATED IN ABOUT 200 MICRO
SECONDS WITH BOTH HORIZONTAL AND VERTICAL






VMAX SENS-* BUF i C
53E
f IS BUF * 20 BITS ^y^^
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SUBROUTINE FIXDPT CARRIES OUT A PARTICULAR SE-




























SUBROUTINE SROOT COMPUTES THE SQUARE ROOT












FUNCTIONAL DIAGRAM OF KEYBOARD II
ON THE DD 65 CONSOLE
68
1. Granlno Arthur Kona Electtojaic Analog Computers (d. c. Analog
Computers) (second edition; New York? McGraw Hill Company, 1956),
pp. 290-299.
2. T. Miura and others. A ^few Diode Fuac r.ion Generator (Institute of
Radio Engineers Transactions Electronic Computers, June, 1957)
Vol. EC-6.




FORTRAN PROGRAM FOR THE DESIGN OF SYMBOLS
OOP » 0595* TYNAN JM» S/ 1S/2S » 1 5 10000.
TN»L»E.
PROGRAM DSINET
DIMENSIONNXY(60) , I RPOS ( 30 )
,
IRNEG(3 ) »IVPOS<30) . I VNEG ( 30 )
.








1 IVNEG( I )=0
IFLAG=-1
DO 530 K=l,2
NXY IS A TABLE OF X SPACE Y SPACE ETC. FORMAT
READ 2, (NXY( I ) » I = 1.28»2)
2 FORMAT( (7110)
)







3 JPNTR = 1
DO 5 1=1,60,2
IF(NXY( I )+NXY( 1+2) )5,6,5
5 CONTINUE
6 ITBLPTR = 1-8
8 ISENS = 25
ISENS IS OUTPUT SENSITIVITY IN INPUT UN I TS/M I LL I AMETER
IVMAX=20000
IVMAX IS MAXIMUM INPUT VOLTAGE IN MILLIVOLTS
RT = IDELTAD*VMAX*ISENS/( ID*CHANGE IN NXY)
10 DO 11 1=1,1 TBLPTR,4
IDELX = NXY( I+4)-NXY( I
)
70




I NT 1 = 1 SQUARE- I TEMP ( I+4)**2
INT2=2*ITEMP( 1+4)
IC0RRECT=INT1/INT2
10 1 I TEMP ( I+4)=ITEMP( I +4 ) + I CORRECT + 2* ( I NT 1- I CORRECT* I NT 2 J/INT2
IT = IT +ITEMP< 1+4)
ID = IT
ITEMPU+4) =IT
IF ( IFLAG) 100»11»100




12 ITBLPTR = ITBLPTR + 2
IVAR = 3
C NOW TO COMPUTE IR NEG AND IR POS








133 IRT2 = ( ITEMP( I+4)-ITEMP( I ) ) * I VMAX* I SENS/ < ID*999999)
1F( ITEMP1-IRT2)32»32,14





44 IRT = IRT2
GO TO 37
C JPNTR IS INDEX FOR POS QUANTITIES
C KPPTR IS INDEX FOR NEG QUANTITIES
71






332 IRT = IRT2*IRTl/999999
IF( IRD-IRT)35.35»36
35 IRT = 999999*SINFLAG
GO TO 37
36 IRT = IRT2*IRTl/( IRT1-IRT2)
IRT = IRT - (
(
IRT*ITEMP( I ) )/lD)
37 IF( IRT )38.39,39
MAKE TABLES OD POSITIVE AND NEGATIVE VOLTAGES
38 IRNEGt JPNTR )=-IRT
IVNEG(JPNTR) =IVMAX*ITEMP( I )/ID +IV
JPNTR = JPNTR + 2
60 TO 40
39 IRPOS(KPNTR) = IRT
IVPOS (KPNTR)=IVMAX*ITEMP( D/ID+IV
KPNTR = KPNTR + 2
40 IRT1 = IRT2
41 CONTINUE
JPNTR = JPNTR - 2
KPNTR = KPNTR - 2
DO 50 J=1,KPNTR,2
I 1=IVMAX*IRP0S( J)/( IVMAX-I VPOS( J) )
I2=IVMAX*IRP0S( J) / IVPOS ( J)






fc>0 51 J = l.JPNTRt2
I 1= I VM AX* IRNEGt J) / ( I VMAX- I VNEG ( J I )
72
I2=IVMAX*IRNEG( J ) / ( I VNEG( J ) )
IF( IVNEG( J) ) 606* 606*102
606 12=999999
GO TO 601
102 12 = 12-60






702 FORMAT( 1H1,12X,47HTHESE ARE THE X FUNCTION GENERATOR POT SETTINGS)
703 F0RMAT( ///12X,47HTHESE ARE THE Y FUNCTION GENERATOR POT SETTINGS)
704 PRINT 52, ( IRNEG( I ) ,IVNEG( I ) , I = 1,JPNTR,2
)
5 2 FORMAT ( // ( 22X , 6HRNEG1 = » 16, 6X»6HRNEG2=» 16)
)
530 PRINT 53, ( IRP0S( I ) ,IVP0S( I ) ,I = 1,KPNTR,2 )




EXECUTE.110 301 190 301 240
25 240 190 190 140 140
73
THFii AK-= Thk X f.L'iCT Ii'N GfcNERATGK POT SFTTIMGS
Rl\b' 1 = 17 . >6d
*' L'~l = HU'
KNt.ol= BO?
"f i" . 1 = '' ")4
Kf. i ;i = is 12
RNFG2 = 9 f><»999




RPftbl = ^6 cj
THf ST- \Rf Th[. Y FUNCTION G'rNE? ATdK POT SETTINGS
RKFG1 =

















ASSEMBLY LANGUAGE PROGRAM FOR THE DESIGN
OF SYMBOLS, INCLUDING GRAPHICAL DISPLAY
0100 consol org 100
OlOO 7500 wait exf
0101 70U0 70U0
0102 7600 ina
0103 0201 lpn 1




0110 0277 lpn 77
0111 U205 stf code
0112 2200 ldf
0113 7000 7000
Cllk 1602 scf code




was keybboard 2 hit
if not go wait
sel input from keyboard 2
8
0000 end
I D Jump to appropriate driver
75
0100 org 100
wlOO 01C1 tb pta




0105 0201 lpn 1
0106 6002 zjf delay
0107 7044 JPi consol
ollO 2600 delay lcf
Jill 175C 1750
0112 4077 std cntr
oil3 5477 aod cntr
„ll4 6501 nzb 1
0115 6415 ajb tb
0044 consol equ 44
oo4l trkbal equ 4l





was keyboard 2 hit
if not go delay
76
0100 trkbal org 100
0100 0602 adn 2
,




0105 0702 sbn 2




0112 070U sbn 1+
0113 1+011 std y
011^ o4oo ldn
0115 4012 std tubvec
0116 2200 ldf
0117 3000 3000
0120 ^013 std size
0121 2200 ldf
0122 1776 1776
0123 4oi4 std m
0121; o46o ldn 60
0125 1+015 std loc
0126 2200 ldf
0127 1+677 1+677
0130 1+060 std 60
0131 0101 pta
0132 7C43 OPi print
0133 7101 jfi 1
0134 0000 link
0010 X equ 10
ooil y equ 11
0012 tubvec equ 12
0013 size equ 13
001I+ m equ 11+
0015 loc equ 15
00I+3 print equ 43
0000 end
|A
read trackball coordinates and
correct for offset
set up arguments for print
code for letter o
77
0173 drv org 173
0173 0620 adn 20
CiyU ^262 stf arg
0175 2035 ldd tblpt
0176 6117 nzf oldhat
0177 22^3 ldf setfil
0200 1+036 std eofpt
0201 2263 ldf neg
C202 ^035 std tblpt
0203 2200 ldf
02(^+ 7^00 7^00
0205 U075 std temp
0206 2200 "blank ldf
7207 2020 2020
C210 U175 sti temp
0211 5^75 aod temp
0212 1600 scf
0213 7*+77 7^77
C21U 6506 nzb "blank
0215 0101 oldhat pta
0216 70Ul JPi trkbal
0217 2010 ldd X
0220 *+135 sti tblpt
''221 olio ls3
"222 620U pjf h
0223 22^1 ldf neg
022k li+10 scd X
^225 ^13 5 sti tblpt
;226 5^35 r.od tblpt
'227 5^35 aod tblpt
023C 2011 ldd y
:231 ^135 sti tblpt
0232 one is;
'233 620U pjf h
023^ 2230 ldf neg
0235 1*H1 scd y
0236 to 5 sti tblpt
''237 5^35 aod tblpt
32^0 5^35 t'olpt
?2Ul 2600 lef
02U2 UOOO setfil hOOO
-2U3 k^.76 std cntr
02kk 7500 exf
02^5 7 iM20 7O20
2U' 7^00 otn
C2k7 5^76 aod cntr
:25^ 6502 nzb 2
0251 2200 ldf
0352 700U 700U
'253 l*+35 scd tblpt
store link address
B
move table pointer to y
x and y are entered in


































































0257 linel org 257
0257 0602 adn 2
0260 U062 std link
0261 5436 aod eofpt
0262 0510 lcn 10
0263 3035 add tblpt
0264 ^035 std tblpt
0265 2:35 ldi tblpt
0266 1+010 std xl
0267 1200 lpf
0270 0777 777
0271 kx$6 sti eofpt
0272 5436 aod eofpt
0273 5^35 aod tblpt
0274 5^35 aod tblpt
0275 2035 ldi tblpt
0276 4011 std yi
0277 1200 lpf
0300 0777 777
0301 4:36 sti eofpt
0302 0502 lcn 2
0303 5036 rad eofpt
0304 5*+35 aod tblpt
0305 5435 aod tblpt
0306 2035 ldi tblpt
0307 4070 std x2
0310 5^35 aod tblpt
0311 5435 aod tblpt
0312 2135 ldi tblpt
03:13 4071 std y2
031*+ 5435 aod tblpt
0315 5^35 aod tblpt
0316 2200 ldf
0317 2000 2000
0320 4136 sti eofpt
0321 04c3 ldn 3
':322 5036 rad eofpt
0323 2410 led xl
0324 3070 add x2
0-325 4o66 std a
0326 6206 Pjf 6
0327 2466 led a
0330 4o66 std a
'331 04o4 ldn 4
0332 4C77 std icode
0333 6103 nzf 3
033^ o4oo ldn
0335 4077 std icode
B
tubvec set for left tube
80
0336 2U11 led yi
0337 3071 add y2
o5ko 4067 std b
03^1 6206 Pjf 6
Cjk2. 2^67 led b D
03*0 ko6i std b
QJkh Qko6 ldn 6
03U5 U076 std jcode
?5h6 6103 nzf 3
C3&7 0U02 ldn 2
0350 U076 std jcode
0351 3077 add icode
0352 0111 ls6
353 0110 ls3
.-35^ 0103 ls2 circulate 11
355 ^075 std lboth
0356 0303 sen 3 E
0357 6105 nzf 5
036c 2077 ldd icode
-361 6103 nzf
0362 dkdk ldn h
0363 5075 rad ibotn
036k 2067 ldd b
0365 1200 lpf
0366 077^ 77^ chop off bottom two bi
0367 0103 ls2
0370 0103 ls2
0371 0111 ls6 circulate 10
0372 4067 std b b now no. of y vectors
0373 2066 ldd a
-37* 1200 lpf
F0375 C77U 77^ chop off bottom two bi
'3376 01C3 ls2
0377 0103 ls2
cUno 0111 Is 6 circulate 10
0U01 4-066 std a a now no. of x vectors
CU02 add D
o4o3 6103 nzf 3
okoU *tQ35 std tblpt
3U05 6C3U zjf exitl IG. exit if input zero
o4o6 2066 ldd a
A07 3^67 Std b
o4io 6206 Pjf rO
0^11 2066 ldd a
C&12 kojk std nrshrt H x has least vectors
rA-23 2067 ldd Id
:4iU 1+073 std nrlong y has most vectors
81
0415 6107 nzf 7
Oki6 2077 ldd icode
0I+17 1+076 std mostly
0I+20 2067 ldd b
0421 1+07U std nrshrt
Ql+22 2066 ldd a
0U23 1+073 std nrlong
0l+2l+ 2*+73 led nrlong
Oi+25 1+077 std limit
0U26 207I+ ldd nrshrt
01+27 1+072 std switch
01+30 > ^1+1+0 ldn 1+0
0I+31 1+071 std intbit
Ql+32 2071 return ldd intbit
0^33 6107 nzf clear
0I+3I+ 2200 ldf
0435 7700 7700
::436 1+136 sti eofpt
ci+37 51+36 aod eofpt
oi+1+0 611+7 nzf exit
Cl+1+1 60I+6 exitl zjf exit
Qi+i+2 ol+OO clear ldn
oi+i+3 1+066 std lr
oW+ 2073 gnx ldd nrlong
oW*5 3^72 std switch
cM6 3^72 sbd switch
01+1+7 6210 Pjf 10
0U50 2075 ldd iboth
0U51 I+065 std move
:452 2074 ldd nrshrt
0U53 3^73 sbd nrlong
L$h 5072 ; " sT.ritch
^55 ' X)6 - •
' r
1+56 6105 nzf 5
0U57 2^76 1-1:' mostly
0U60 I+065 std r.iove
046l 207I+ ldd nrshrt
ci+62 5072 rad switch
01+63 5I+77 aod limit
0I+6I+ 6102 nzf 2
01+65 1+071 std intbit
cM6 2065 ldd move
GkCl 11+71 scd intbit
01+70 I+065 std move
0U71 21+66 testlr led lr
01+72 1+066 std lr
ol+73 6107 nzf left
0I+7I+ 2C65 ldd move
-475 IU63 scd buf
0I+76 1+136 sti eofpt
note mostly equals jcode
line inclined less than 1+5 degrees
to x axis
j y has least vectors
x has most vectors
limit equals -no. of most vectors
I*
store 7700 at end of file
set lr for right
M
N
test to determine code for
next vector
J- 5 decree vector chosen
Q a vector from mostly chosen





0^77 5U36 aod eofpt
0500 65U6 nzb return
0501 6W7 zjb return
0502 2065 left ldd move
0503 0111 lso
0504 U063 std buf
0505 6kkl zjb gnx
0506 65^2 nzb gnx
0507 7062 exit JPi link
0077 icode equ 77
0076 jcode equ 76
0075 iboth equ 75
007^ nrshrt equ 7^
0073 nrlong equ 73
0076 mostly equ 76
0077 limit equ 77
0072 switch equ 72
0071 intbit equ 71
0066 a equ 66
0067 b equ 67
0066 lr equ 66
0065 move equ 65
0063 buf equ 63
0062 link equ 62
0010 xl equ 10
0070 x2 equ 70
0011 yi equ 11
0071 y2 equ 71
0036 eofpt equ 36
0035 tblpt equ 35
0015 loc equ 15
0012 tubvec equ 12
0000 end
u





































































































































clear 160 upper lover half ind
set linkage
clear l6o upper lover half ind
3 end message flag
and
clear multiple vector flag
load tube vector argument
generate designator bits
b coordinate
mask right 9 bits
merge size argument bits





go add 2 characters
set to count 12 bit vord
set to count 6 bit byts
unconditional jump
short tvo char seq. for desig v
clear dd65 left right indicator
read next character routine
fill blank if flag set
check if mult vector flag set




0570 1000 lthous 1000
0571 0777 mask 777
0572 0000 desig
0573 2072 go ldd ul
057^ 6310 njf upr
0575 2115 ldi loc
0576 0111 ls6
0577 0277 lpn 77
o6oo 1+063 std nflag
0601 0563 lcn nflag
0602 U063 std nflag
0603 6107 nzf normal
0601+ 2115 upr ldi loc
0605 0277 lpn 77
0606 1+063 Std nflag
0607 21+63 led nflag
0610 1+063 std nflag
0611 5^15 aod loc
0612 2115 normal ldi loc
0613 1+077 std temp
o6lk 2063 ldd nflag
0615 6103 nzf 3
0616 2U72 led ul
0617 1+072 std ul
0620 2072 led ul
0621 S010 z i f lower
0622 2077 ldd temp
0623 0111 ls6
0624 ho'n std "temp
0625 6107 nzf mnskof
0626 6006 zjf maskof
0627 6552 rnxl nzb rnx
0630 61+66 jump zjb string
0631 2063 lower ldd nflag
0632 6102 nzf maskof
0633 5^15 aod loc
063I+ 2077 maskof ldd temp
0635 0277 lpn 77
C636 1+077 std temp
0637 0376 sen 76
06I+0 6101+ nzf tstend
06I+1 2077 ldd temp
06I+2 1+063 std nflag
061+3 6566 nzb rnx
06J+4 2077 tstend ldd temp
061+5 0377 sen 77
£ set flag routine
N
M
pick up pair of characters
change upper lower indicator
M
circulate 6 pieces
uncond. Jump to maskof right 6
ls| loc unchanged for multi vector
increment 160 memory loc.
test for multi vector
85
o6U6 610k nzf contin sense 77 code
0&+7 1+077 terra std temp
0650 0500 lcn Q
0651 1+070 std flag
0652 2I+71 contin led
'
lr
0653 U071 std ir R change lr indicator
065U 6116 nzf left
0655 2U7I+ led wrdctr
0656 3232 adf outbuf count outbuf backwards
0657 1+073 std index form indexer
0660 2077 ldd temp s
0661 1U76 scd buf
0662 U171 sti index pack output word
0663 51+71* aod wrdctr
-664 6111 nzf cycle loop till seventh
0665 2C12 ldd tubvec
0666 0111 ls6 T
0667 U077 std temp
0670 66l6 PJ^ contin merge tubvec bits
0671 6717 njb contin
0672 2077 left ldd temp
0673 0111 lso n circulate 6
C67U 1+076 std buf
\m
0675 5V75 cycle aod bytctr
0676 65V7 nzb rnxl
v0677 01+02 ldn 2
0700 501U rad m
0701 7506 exf update W
C702 7306 out outbuf
0703 0070 70
070U 2070 ldd flag
0705 6I+55 zjb jump |x
0706 7007 JPi 7
0707 7020 update 7020
0710 006U outbuf 61+
0077 temp equ 77
0076 buf equ 76
0075 bytctr equ 75
007*+ wrdctr equ lh
0073 index equ 73
0072 ul equ 72
0071 Ir equ 71
0070 flag equ 70
86
0067 bufl equ 67
0066 buf2 equ 66
0065 1>uf3 equ 65
006k TDUfU equ 64
0063 nflag equ 63
0010 X equ 10
0011 y equ 11
0012 tubvec equ 12
0015 size equ 13
001^ m equ lU




























































































clear the position table
x, tubvec and y args now in print
88
1020 *+137 sti psnpt
1^21 5^37 aod psnpt
1 20: 2015 ldd loc F
i '?.:-. 0702 sun >
-
»j. L137 S <j - psnpt
1C25 5^37 aod psnpt
1026 5^15 aod loc
1027 0101 pta
1030 70U3 JPi print G-
1031 5^15 aod loc
1032 1U36 lsd ecfpt H
1033 6533 nzb loop
1034 7101 exit jfi link
1035 0000 link
OC37 psnpt equ 37
0076 temp equ 76
0015 loc equ 15
001^ m equ lu
0012 tubvec equ 12
0C10 X equ 10
0011 y equ 11
00U3 print equ ^3
0036 eofpt equ 36
0000 end
xy now in position table
record starts two before y
position table contains address
of start record
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routine to enter characters from
dd65 keyboard 1 into a file
which starts ax cell 4000 and
ends at eofpt stored in cell 36
enter tubvee code in file
enter x into file
2nter y into file
select dd7" status
wait until keyboard 1 or cr hit
exit if cr hit
was keyboard 1 hit
keyboard 1 was hit
select input from keyboard 1
is this upper or lower
is upper
put char with eof mark in file
set end of file
go to clear select and display
is a lower character
clear eof mark from file woru
add new char to file woru
put word back into file
put eof mark into file
90
U31 7700 neg 7700 |
LU2 0101 pta
U^j, 7^46 JPi Gis
llG>4 ^2 lcn 2 '
11J5 5036 rau eofpt
11^6 ^4^0 Ian G
1137 6454 zjb wait
ll4o 7500 exit exf
n4i 7l4o 7l4v
1142 76^w ina
mo o4w2 lun 2
1144 5G36 raa eofpt
1145 7021 JPi tb
oC6w ul equ 6g
Jw6l coue equ 61
0062 char equ 62
Go46 uis equ 46
GC44 consol equ 44
w04l trkbal equ 4l
0036 eofpt equ 36
oo21 tb equ 21
Ov/lu X equ 10
oou y equ 11
^GGG end
H clear du65 select
J display file showing new character
reset file marker for new character
wait for new character
K
























































































































































U50 removes a string of
vectors or characters from

















































initialize position table aadress
search for a string with same
xy coords as trkbal
exit after removing string or if
string not found
put address of file to be removed in loc
check if this is the last string
put start of next file in next
ena of file pt is at loc
92
^JJk cntr equ 7*+
^,u46 ais equ 46
„o44 consol equ 44
004l trkbal equ 4.1
-037 psnpt equ 37
00jj6 eof-Jt equ ^6
uw21 tb equ 21
0010 X equ 10
0011 y equ 11
ooi4 loc equ 14
CG00 end
93
1250 comput org 1250
1250 050U lcn 1+
1251 5035 rad tblpt
1252 oi+oo ldn '
1253 1+012 std dist
125^ 1+013 std updist
1255 2200 table ldf
1256 7000 addr 7000
1257 1+050 std index
1260 0602 adn 2
126l 1+052 std index
2
1262 0602 adn Cm
1263 1+051+ std indexU
126U 0602 adn
1265 1+056 std index6
1266 2200 ldf
1267 7300 7300
1270 U015 std tpt
1271 oi+oo ldn Q
1272 1+115 sti tpt
1273 5^15 aod tpt
127^ oi+oo ldn
1275 1+115 sti tpt
1276 01+03 ldn 2*/
1^77 5015 rad tpt
1300 2200 ldf
1301 Ol+OO 1+00
1302 1+002 std v.riax
1303 oi+oo loop ldn
130U 1+061 std bufl
1305 1+063 std buf3
1306 Uoil std umin
1307 2550 lei index
1310 315^ adi indexU
1311 So std deix
1312 6203 Pjf 2>
1313 21+61 led bufl
131 1* 1+061 std bufl
1315 2552 lei index2
1316 3156 adi index
6
1317 1+062 std dely
L32< 6203 Pjf 3
1321 21+63 led buf3
1322 1+063 std buf3
1323 0101 pta








^ index is table index
all indices are now set
form delta x
convert to 22 bit arith format
form delta y
convertto 22 bit arith format











13^2 6003 zjf root
13^3 0000 xyflag
13^ 6541 loopl nzb loop
13^5 C101 root pta
13^6 7047 Jpi sroot
13^7 0101 pta





1355 2012 ldd dist
1356 4115 sti tpt
1357 5^15 aoa tpt
136o 2013 lad updist
1361 U115 sti tpt
1362 040U ini ldn 1,H-
1363 5050 instl rad index
136U 5701 aob instl
1365 0207 lpn 7
1366 6504 nzb ini
1367 0403 ldn j
1370 5015 raa tpt
1371 0510 lcn 10
1372 5307 rab instl
1373 2050 ldd index
137^ 1^35 scd tblpt
1375 6531 nzb loopl
1376 2200 ldf
1377 7000 tad 7000
1400 4051 std indexl
1401 2736 lcb xyflag
1402 ^337 stb xyflag
1403 6iu5 nzf exx
1404 0402 ldn 2
1U05 5051 rad indexl
1406 0402 ldn 2
1407 5035 rad tblpt





delta y is now squared
form sura of squares
root goes to tpt location
distance is ola distance plus
square root sqare
tpt becomes the present distance
transferred top half word
now to increase indices
check if all indices are increased
tpt now increased by four
instl now reset
check if index at end of table
finished dist time computations
set for first x
is a y calculation
set for first y
set for last y
tablpt set for last x
if an x calculation
95
11+12 1+057 std index7
11+13 3226 adf hund
11+11+ U053 std index
3
11+15 3221+ adf hund
11+16 i+055 std - index
5
11+17 Ol+oU ldn 1+
11+20 3051 add indexl
11+21 1+050 std index
ll+22 6102 nzf 2
1U23 0777 arg2 777 I
1U2U 2301 begin ldb arg2
1U25 Uooo std sens
li+26 cUoo ldn
1427 UOOI std 1
1^30 1+005 std udiff
1U31 1+067 Std buf7
IU32 1+011 std 11
IU33 2551 lei indexl
1^3^ 3150 adi index
l*+35 1+001+ std diff
1U36 6301+ njf comp
ll+37 0U01 ldn 1
lUUo 6207 Pjf load
lWU 010C hund 100
1UU2 2l+Cl+ conp led diff
1UI+3 1+001+ std diff '
li+i+ l+ 0500 len
11+1+5 I+067 std buf7
11+1+6 0501 len 1
1UI+7 1+066 load std s inflg
11+50 2307 ldb hund
1^51 1+010 std min
1U52 2200 ldf
11+53 3777 3777
11+51+ 1+016 std max
11+55 0UC3 ldn 3
11+56 1+017 std 17
11+57 2015 ldd tpt
1I+60 0701+ sbn h
11+61 1+027 std dtl
11+62 2001+ ldd diff
11+63 6021 zjf big
1U6U 0101 pta
1U65 7020 Jpi fixdpt
11+66 0101 pta












index set for second x or y
M
M
clear upper part of double precision
cells
forms delta x or delta y
unconditional jump
compliment diff to make positive
s inflag contains the sign of
delta x or delta y
this is the minimum r allowed
this is the maximum
r allowed
ans goes to rt2
testl is difference between max r
and actual r
test2 similar but using min
96
1500 2005 ldd testlu check sign of testl
1501 6213 PJf test 9
1502 6302 njf big
150J 6557 int nzb begin
150U 0101 big pta r is too big
1505 70U0 JPi arith
1506 0031 31
1507 0016 max R
1510 0066 sinflg
1511 oooh rt2
1512 0U01 ldn 1
1513 6221 PJf okay unconditional jump
151^ 2001 test ldd test2u
S
test sign of test2
1515 6211 pjf sign
1516 0101 pta
1517 701+0 JPi arith r is too small
1520 0031 31
1521 0010 min T
1522 0066 sinflg
1523 006k rt2
152U Oi+01 ldn 1
1525 6207 Pjf okay unconditional jump
1526 0101 sign pta
1527 7040 JPi arith
1530 0031 31 u
1531 006U rt2
1532 0066 sinflg
1533 006U rt2 r gets proper sign
153^ 2051 okay ldd inaexl test if this is the firs t
1535 32 n lpn 77 computation
i53o 0703 sbn 3 Y
1537 621C PJf rcalc
15^ ldu rt2 is iirSu CcL-L-u_i.a"C j-0n
15M ! r\£f StJ. r W2065 1 ^ bttfp
15+3 -1 e+ - bufl
— s ' t -L
-
i
15-3 o2op Poi tblstr r is equal to rt2
15^6 05I3 over nzb int
15L7 0101 rcalc pta
155' 70U0 JPi arith
1551 0031 31








































































































































r eqals rtl rt2 over rtl minus rt2
check sign of r
r is negative
CO" '.' - \G i •'"2 I" te fl
have formed limit value test
numbers
try p* test if r too big















lo;& 2 00 ldd s infIg
lo55 631- lijl ciiange ^•^ negative fia
loju 6202 W 1 direct
I637 05 a loop3 nzb over
i6ta 2057 direCo ldd index7 is to be stc
l&Q U053 std index3
l61+2 050U len 1+ E&
l61+3 5010 rad store
16I+1+ 6307 nji trnsfr transfer aft
161+5 050U change lcn 1+
161+6 5057 rad index7
I0U7 2h66 led sinflg
1650 1+066 std sinflg FF
1651 2U67 led buf7
1652 1+067 std buf7
165$ 0101 trnsfr pta
165I+ 701+0 OPi arith
1655 0031 31
1656 0060 r &G
1657 0066 sinflg
1660 0053 index3
1661 jl+02 ldn 2
1662 5053 rad index3
1663 0101 pta









1675 2050 ldd index
1676 0277 lpn 77
1677 l6U0 scf blank
1700 UO70 std temp
1701 2053 ldd index3
1702 3236 adi quart
1703 1+071 sta tempi
170U 2170 ldi temp
17^5 1+171 sti tempi
1706 2010 ldd store
1707 1+053 std index3
1710 2061+ fini ldd rt2 transfer rt2
1711 1+062 Std rtl
99
1712 2065 ldd buf5
1713 U063 std buf3
171*+ 0U0I+ redo ldn h
1715 5050 in rad index
1716 5701 aob in JJ
1717 0207 lpn 7
1720 650U nzb redo
1721 0510 lcn 10
1722 5305 rab in
1723 2051 ldd indexl
172^ 1U35 scd tt^pt Ikk
1725 6566 nzb loop3
1726 2100 ldi
1727 13^ 13UU LL
1730 6103 nzf exit
1731 0502 lcn 2 |
1732 5035 rad tblpt NJM
1733 0U0U exit ldn h
173^ 5035 rad tblpt NKl
1735 7101 Jfi disply
173o 2000 disply 2000
1737 7U00 blank 7^00
17^0 OiKDO quart Uoo
0000 sens equ
0000 test2 equ
0001 test2u equ 1
0002 vmax equ 2
000U testl equ k
ooou diff equ k
0005 udiff equ 5
0005 testlu equ 5
0010 min equ 10
0010 store equ 10
0011 wain equ 11
0012 dist equ 12
0013 updist equ 13
0015 tpt equ 15
0016 max equ 16
0017 urnax equ 17
0020 fixdpt equ 20
0026 dt equ 26
0027 dtl equ 27
OC35 tblpt equ 35
i^ check if x or y calculation
100
ooU7 sroot equ 1+7
0050 inaex equ 50
0051 indexl equ 51
0052 index2 equ 52
0053 index3 equ 53







0057 index7 equ 57
oo6o buf equ 60
0060 delx equ 60
0060 square equ 60
0060 r equ 6c
0061 bufl equ 61
0062 buf2 equ 62
0062 dely equ 62
0062 rtl equ 62
0063 buf3 equ 63
GO6k bufU equ 61+
0061+ rt2 equ 6k
0065 buf5 e zxj 65
0066 bufS equ 66
0066 sinflg equ 66
0067 buf? equ 67
0070 temp equ 70
0071 tempi e iu 71




2450 0500 rd lcn
1 A
2451 4225 stf type 1
2452 6lll nzf wait
2453 o4jo wr ldn
2454 4222 stf type
2455 2035 ldd tblpt a
2456 4ioo sti
2457 7774 777* r




246;? 75^- wait exi
2464 704u 704o
2465 7600 ina D
246b 0202 lpn 2
2467 64o4 z,ib wait
2470 7500 exf
2471 714j 7l4u
2472 7600 ina E
2473 42u4 stf block
2474 0101 pta




2500 2302 ldb type
Gr25-1 6oi4 ajf exit
25-2 2200 ldf
2503 3000 300C
2504 4oi5 std size
2505 2100 ldi H
25-6 7774 7774
2507 ^035 sta tblpt
2510 2100 ldi
2511 7775 7775
2512 4o36 std eofpt
2513 -101 pta
2514 7^46 JPi iAa u
2515 7044 exit JPi consoj
-J+4 consol equ 44
_46 uis equ 46
003C rw equ 30
-013 size equ 13
-^36 eofpt equ 36
—35 tblpt equ 35
^ ^ — eik*
read/write driver
read entry point
set up read code
write entry point
set up write code
select status dd65
wait until keyboaru 1 is hit
select input from keyboard 1
set up block number arg
jump to read/write routine
exit after write operation
set up size arg for print
recover end of table pointer
recover eof pointer
lo?
2555 blank orp; 2555 subroutine to add letters bk
2555 Q602 adn 2 in blank table to indicate
2556 4214 stf link blanking required
2557 2035 ldd tblpt
A
link made
2560 3215 adf quart
2501 0704 sbn 4 addresses in blank table
2562 4077 std temp go to temporary storage
2563 2212 loop ldf letter
2564 4177 sti temp
B2565 04o2 ldn 2
2566 5077 rad temp
2567 46j 5 srf flag C
257c 6605 PJ'b loop
2571 7021 JPi tb
2572 0000 link
2573 o4oo quart 400
2574 5252 flag 5252
2575 6242 letter 6242
0077 temp equ 77
0035 tblpt equ 35


















































































































































































converts resistance and bias voltage
values to pot settings and makes up
the dispay code for he file
flag indicates whether info transfer
is outline, pos or negative component
code transfer
end contains the end of file being
transferred
eofpt set at start of display file
transfer one block of code
e
one block has been transferred
indices set for data tables
load xyflag, determine if x or y calc
signifies a y calc
c x is ones complement of first x
104
2 ii 1331 lpb mask
2 ! 5l U013 std exx
20&2 5 !+52 pos ao>i end
2Coj> 2057 ldcl pospt
2C & IU51 SCU rpos
2 165 6075 Zif skip
2066 2152 four ldi end
2067 U076 std addrss
2070 2013 ldd exx
2071 U176 sti addrss
2072 5^52 aod end
2273 2361 ldb file
207*4 0110 ls3
3 "17^ U363 stb file
2C (0 66lO pjb four
2077 6302 njf twice
210C 656U trans 1 nzb trans
2101 0101 twice pta

















2. .22 0026 temp
21 2' 2055 ldd vpos
212U 6103 nzf 3
212p 237c ldb i.^ask
-.1 2o 1+027 std utemp
J ~ 3*7 oUoc ldn -
c l3 ' J-f 206 std cntr
'. - " 1 2152 two ldi A
2132 1*206 stf outa r
- *
-7








position of pos components in disply
mask x to form dd65 code
H
compute pot settings
make temp very large
105
214 0000 outadr
2l4l 2001 ldd uterap2
2l42 U027 std utemp
21U3 2000 ldd temp2
2144 U026 std temp
2l'+5 24o6 led cntr
2l46 4006 std cntr
2l4" 6516 nzb two
215C 6003 zjf more
2151 6567 posl nzb pos




4 1 1 more ldn 77
2154 505U rad X
51 t;n
—Ly • 125o maskl
2l5o 13 £> Ovi 0: ac





- !Oi_ S023 skip zjf negset
21oj 4026 3 to- temp
dlO^r 2152 ld i euc.
2105 1+076 std addrss
[ 2120 ldi temp




2171 2406 lea cntr
2172 1+006 std cntr
217; 0514 nzb o.uc
21 . 4 J5H len 11
2175 5C52 rad end
21 1 b 04 - ldn 4
2171 5055 rau. VpOS
220J o4o4 ldn 4
22:i 5051 rad rpos
22 ~)2 2C5- ldd outlin
1+026 std temp
22 4 6532 nzb trans
2
2205 5^56 negset aod flag
2206 0301 sen
22C 7 6002 zjf neg
2210 612U nzf exit
2211 2221 neg ldf negend
2212 U052 std eno.
2213 2216 ldf negout
2 ilU 1+050 std outlin
2215 2152 ldi end
2216 1+054 std X
2217 1214 lpf rnaskl




2 121 2053 ldd negpt
rj
^)00 l*>57 SlJ. pospt
.: 223 2200 ldf
7200 7200
2225 ^051 std rpos
___ 0602 adn
1+055 Std vpos
2230 0557 nzb posl
330C negout 3300
2 132 33^7 negend 33U7
r .7 3777 maskl
—» <
1 1 1
1 I exit pta
-
. 5 70U1 oPi
- ^
- DJ 1 pta
70U6 JPi dis
22*k 7021 JPi tb
OO36 eofpt equ 36
0050 outlin equ 50
j051 rpos equ 51
0052 end equ 52
0054 x equ >
0055 vpos equ 55
OO56 flag equ 56
0013 exx equ 13
0000 temp2 equ r\
0001 uterap2 equ 1
0006 cntr equ 5
0076 addrss equ 76
)57 pospt equ 57
0053 negpt equ 53
0026 temp equ 25






0021 tb equ 21
00U1 trkbal equ kl
00U0 arith equ Uc
0002 vrnax equ 2





2517 0602 adn 2
252„ 4076 rw std type
*
2521 u6oi adn 1
2522 4075 std "block
2523 0601 adn 1
2524 kcik std link
2525 7500 exf
„
2526 1161 U6l B
2527 2575 lei block
253C 4077 std cntr c
2531 75C7 fwd exf read
2532 76OC ina
2533 5477 aod cntr E
2534 6703 njb fwd . F
2535 2176 ldi type
-
2536 6006 zjf write &
2537 7500 exf
254o 2131 read 2131
2541 7210 inp four j
2542 7776 7776
2543 7074 Jpi link
2544 750C write exf
2545 2111 2111 k t
2546 7303 out four H
25^7 7776 7776
2550 7074 Jpi link
2551 4000 four 4000
0077 cntr equ 77
0076 type equ 76
0075 "block equ 75
0074 link equ 7^
0000 end
read/write routine
first arg is a code determining
type of operation-read or write
second arg is block number
form return linkage
rewind to load
set cntr to neg of
block number
pass over blocks
type equal to zero means write
108
2600 octdec org 2600
2o00 0602 acin 2
2601 U061 std admos
2602 0601 adn 1
2o03 ko62 std numnos
260U 0601 adn 1
2605 U060 std outadr
2606 0601 adn 1
2607 U00U std temp2
2610 0ifl3 ldn "buf
2611 0703 sbn ^>
2612 ^063 std bufcon
2613 2216 limit ldf in
26lk U163 sti bufcon
2615 5702 aob limit
2ol6 5U63 aod bufcon
2617 U6ll srf three
262c 6605 PJb limit
2621 0503 len 3
2622 5307 rab limit
2623 Q1C1 pta
262U 0623 adn 23
2625 ^237 stf last
2626 6223 Pjf start
2627 6322 njf start
2630 khhk three Ukkh
2631 71^5 in 71*+5
2632 6671 fi OO 1
1
2633 ^520 n 1+520













2651 2161 start ldi adrnos
2652 ko6i std admos
2653 2162 ldi numnos
265)4 V;62 std numnos
2655 2160 ldi outadr
converts octal double precision sequence
to bed
obtain arguments
load word infin in output buffer
8
infin stands for infinity-
store arguments
109
2656 ho6o std outadr
2657 2004 ldd temp2
266o U277 stf link
2661 0503 loopl lcn 3 outer loop starts conversion of new word
2662 kOoh std wrdctr
2663 2200 ldf F266U 0000 last
2665 1+065 std p.vrlO
?.G66 2161 ldi adrnos
2667 1+066 std nuin
2670 5*+61 aod adrnos G-
2671 2161 ldi a.dmos
2672 2+067 std unura
2673 2061+ loop ldd wrdctr inner loop divides num "by powers of ten
267^ 0613 adn buf H















271U 0502 lcn 2
2715 5065 rad pwrlO
2716 201U ldd code
k
if code zero must alter code
2717 6005 zjf fix
2720 121+0 lpf mask 1
1
mask off sign "bit-numbers should "be positive
2721 0712 sbn 12 '
2722 6222 PO 1 output indicates number too large
2723 6303 njf ok®"/
272U Oil12 fix Idn 12 N enter zero code in code
2725 i+01*+ std code
2726 2756 okay let Ul | O2727 ^357 stb ul
2730 6005 zjf lwr
110
2731 2014 1 code
0111 ls6
2733 Ul63 sti "bufcon
273^ 65^1 nzb loop
2 7513 201** l\rr 11:'. oode
2736 1563 sci bufc on
2737 M63 sti bufcon
27^ 'jkok 3.06 vrdctr
2*1 67W njb loop
2,42 c 502 lcn 2
27^3 5063 rad bufcon
27UU 2163 output ldi -.0con
27^5 4i6o sti outadr
5^63 aod bufcon
2 (4-7 54-60 aod outadr
275c 46ll srf cycle
2751 6705 njb output
2752 5461 aod adrnos
2755 0501 lcn 1
275^ 5062 rad numnos
2755 657^ nzb loopl
2756 7101 jfi link
2757 0000 link
2760 3777 mask 3777
2761 3567 cycle 35o7
^013 buf equ 13
oc6o outadr equ 60
0O6I adrnos equ 61
0062 nuranos equ 62
0063 "bufcon equ &
^o64 wrdctr equ 64
0065 pvrlO equ 65
0066 nura equ 66
0067 unum equ 67
oo4o arith equ 4o
ooo4 temp2 equ 4
ooi4 code equ 14
coi6 temp6 equ 16
0076 cntr equ ft
cooo end
p
T check if three words have been transmitted to bl
outnut buffer storage so output address
U
111
3220 sroot ora xooojdclv.
3220 0602 acn 2 klink 13221 4oo6 std
3222 0577 lcn 77
,
3223 4055 std index5 B
3224 0A00 ldn
3225 4065 std ubuf4
3226 4037 std utwo
3227 04C2 ldn 2
3230 4036 std two C





3236 4-64 std buf4 E
3237 0101 start pfuP
324c 704c Jpl arith
3241 oo4i hi
3242 ^0^ s que re F
3243 00 54 buf4
3244 3015 tpt
3245 01" 1 root pta















3263 2066 ldd buf6
3264 62:6 Pjf pos
3265 0501 lcn 1
3266 4o64 std buf4
i_i
3267 0500 lcn n
3270 4065 std ubuf4
3271 6305 njf seal
3272 0201 pos lpn 1
3273 4o64 std buf4
finds square root of nos. of range
1 to 4,000,000 octal
make link
bound number of iterations
check if square greater than 3777
comute estimated root squared r2
form square-r2
form square-rt2 over 2timesr
buf6 scaled up by two
obtain round off error
112
52-jh okoo ldn
3275 U065 Std ubufU
3276 0101 seal pta





JJOk 0001 1 add round off correction
3305 006U bufU
3306 C066 buf6 K
33C7 0066 buf6
33i: 2C66 ldd buf6
3311 3067 add ubuf6 sense if correction factor zero
3312 6011 zjf exit L
3313 0101 pta
331^ 701+0 jpi arith
3315 0001 1
3316 0015 tpt M
3317 0066 "buf6
332^ 0015 tpt add correction factor
3321 5^55 aoti index5 N
3322 6555 nzb root check if iteration "bound reached
3323 7006 exit jpi link
GOOD link equ 6
00*4-0 arith equ ko
0015 tpt equ 15
006k "buf^ equ ok
0065 ubufU equ 65
0060 square equ 6C
0061 usqare equ 6l
0036 two equ 36
0037 utwo equ 37
0066 buf6^ equ 66
0067 ubufo equ ^7
0055 index5 equ 55
-000 errl
113























































































this is the code for the pos
115


















































































































































































































































3U65 0060 buf H
3»+66 5U1U aod scale
3^67 661U Pjb loopl
3^70 0101 contin pta













3506 0501 lcn 1 '
3507 501U rad scale *
3510 20li+ loop2 ldd scale
•
3511 6013 d* exit L
3512 0101 pta
3513 70U0 JPi arith
351^ OOUl H
3515 006U rt2
5516 OO36 two M
3517 006U rt2
•
3520 0501 lcn 1
3521 501U rad scale
3522 0U00 Idn
3523 6U13 zjb loop2
352U 206J+ exit ldd rt2
5525 0201 lpn 1
3526 i+C>60 std buf
3527 0U00 ldn N
3530 U061 std ubuf
3551 206U ldd rt2
5552 6203 Pjf corect P
5533 2U60 led buf
355^ U060 std buf *
3555 0101 corect pta









55^7 7006 jpi link
0006 link equ 6
OOlU scale equ lU
compute vmax sens dt/diff dist2
compute vmax sens dt t/diff dist2
rt2 now computed
scale rt2 back down
get round off error
add round off correction
116
0026 dt equ 26
0027 dtl equ 27
0036 two equ 36
0037 utwo equ 37
0002 vmax equ 2




0060 buf equ 60
0061 ubuf equ 61
0000 sens equ
0012 dist equ 12
006h rt2 equ 6h
0065 urt2 equ 65




MAINTENANCE OF ACCURACY OF ARITHMETIC COMPUTATIONS
Section 5 of Chapter III refers to the use of a CDC 160 computer
for the graphically orientated design process. This particular computer
was limited in available memory capacity as well as computer word size.
This limitation imposed the use of twenty- two bit fixed-point arithmetic
for all arithmetic computations. In order to maintain accuracy, special
procedures were necessary to avoid large round-off errors. By way of
illustration of the method used, reference is made to figure 36 which is
the flow diagram for the fixdpt subroutine. This subroutine does a
special sequence of arithmetic operations which will be studied. Start-
ing with the multiplication of step C, steps D and E are carried out to
ensure the number is scaled up to as large a number as the twenty- two
bit format will permit. The variable "scale" contains the power of two
used in scaling up this product. Further operations are performed in F,
and in G the number is scaled up again. Still further computations are
performed using the full accuracy of the machine while choosing the order
of operations to ensure overflow does not occur. In L and M, the result
is scaled down until the number has a scale factor of two. The last bit
indicates whether the number is to be rounded off by truncation only or
by truncation with unit correction. For negative numbers the correction
factor is negative as sensed in step Q. Descaling to unity scale factor
and addition of round-off correction in step R completes the computations.
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